


**Electronic Filing System (EFS) Data
Electronic Patent Application Submission
USPTO Use Only**

EFS ID:	65480	
Application ID:	10710699	
Title of Invention:	ACCURATE TIMING ANALYSIS OF INTEGRATED CIRCUITS WHEN COMBINATORIAL LOGIC OFFERS A LOAD	
First Named Inventor:	Somasekar JAYARAMAN	
Domestic/Foreign Application:	Domestic Application	
Filing Date:	2004-07-29	
Effective Receipt Date:	2004-07-29	
Submission Type:	Utility Patent Filing	
Filing Type:	new-utility	
Confirmation number:	4698	
Attorney Docket Number:	TI-37107	
Total Fees Authorized:	856.0	
Payment Category:	Deposit Account	
Deposit Account Number:	200668	
Deposit Account Name:	Narendra R. Thappeta	
RAM Payment Status:	RAM has not been processed	

Digital Certificate Holder: cn=Narendra R. Thappeta,ou=Registered Attorneys,ou=Patent and
Trademark Office,ou=Department of Commerce,o=U.S. Government,c=US
Certificate Message Digest: 5eefd4959ae863204c4078330582c3a0f81c31a8

PATENT APPLICATION SERIAL NO. _____

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE
FEE RECORD SHEET

07/29/2004 HDEMESS1 00000039 200668 10710699

01 FC:1001	770.00 DA
02 FC:1201	86.00 DA

PTO-1556
(5/87)